Timeloop



Angshuman Parashar Yannan Nellie Wu Po-An Tsai Vivienne Sze Joel S. Emer NVIDIA MIT NVIDIA MIT NVIDIA, MIT

ISCA Tutorial

May 2020





Resources

- Tutorial Related
 - Tutorial Website: <u>http://accelergy.mit.edu/isca20_tutorial.html</u>
 - Tutorial Docker: <u>https://github.com/Accelergy-Project/timeloop-accelergy-tutorial</u>
 - Various exercises and example designs <u>and</u> environment setup for the tools
- Other
 - Infrastructure Docker: <u>https://github.com/Accelergy-Project/accelergy-timeloop-infrastructure</u>
 - Pure environment setup for the tools without exercises and example designs
 - Open Source Tools
 - Accelergy: <u>http://accelergy.mit.edu/</u>
 - Timeloop: <u>https://github.com/NVlabs/timeloop</u>
 - Papers:
 - A. Parashar, et al. "Timeloop: A systematic approach to DNN accelerator evaluation," ISPASS, 2019.
 - Y. N. Wu, V. Sze, J. S. Emer, "An Architecture-Level Energy and Area Estimator for Processing-In-Memory Accelerator Designs," ISPASS, 2020.
 - Y. N. Wu, J. S. Emer, V. Sze, "Accelergy: An Architecture-Level Energy Estimation Methodology for Accelerator Designs," ICCAD, 2019.



MOTIVATION

DNN ACCELERATORS

Design Considerations





DNN ACCELERATORS

Design Considerations





DATA MOVEMENT

Why it's important

Energy costs	
8-bit Integer Multiply	0.2 pJ
Fetch two 8-bit operands from DRAM	128 pJ
Fetch two 8-bit operands from large SRAM	2 pJ

VGG16 conv 3_2		
Multiply Add Ops	1.85 Billion	
Weights	590 K	Re-use
Inputs	803 K	
Outputs	803 K	

Fortunately...



EXPLOITING REUSE



🤜 NVIDIA

MAPPING CHOICES

Energy-efficiency of peak-perf mappings of a single problem



480,000 mappings shown

Spread: 19x in energy efficiency

Only 1 is optimal, 9 others within 1%

A model needs a mapper to evaluate a DNN workload on an architecture

6,582 mappings have min. DRAM accesses but vary 11x in energy efficiency

A mapper needs a good cost model to find an optimal mapping

TIMELOOP / ACCELERGY

Tools for Evaluation and Architectural Design-Space Exploration of DNN Accelerators





WHY TIMELOOP/ACCELERGY?

Microarchitectural model (Timeloop/Accelergy)

- Expressive: generic, template based hardware model
- Fast: faster than native execution on host CPUs
- Accurate: validated vs. design-specific models

Technology model (Accelergy)

- Allows user-defined complex architectural components
- Plugins for various technology models, e.g., Cacti, Aladdin, proprietary databases

Built-in Mapper (Timeloop)

• Addresses the hard problem of optimizing data reuse, which is required for faithful evaluation of a workload on an architecture



TIMELOOP VALIDATION

VALIDATION: EYERISS

Vs. ISCA 2016 Eyeriss Energy Model





VALIDATION: SIMBA PE (ENERGY)



DeepBench Workload

Within 8% error across all workloads



VALIDATION: SIMBA PE (PERFORMANCE)



IIIiī 💿

CASE STUDIES

CASE STUDY: TECHNOLOGY MODEL



I'liī

CASE STUDY: MEM HIERARCHY



USING TIMELOOP

THE MODEL





I'IIT 💿

EXAMPLE 0: ARCHITECTURE

1-Level Temporal





EXAMPLE 0: MAPPING

1-Level Temporal





mapping:

target: Buffer
 type: temporal
 factors: R=3 P=16
 permutation: RP



EXAMPLE 0

Run Timeloop model:

>> timeloop-model arch.yaml problem.yaml map.yaml

Output:

timeloop-model.	.map.txt		
Buffer [Weights:3	Inputs:18	Outputs:16]
for P in [0:16) for R in [0:3)			

```
timeloop-model.stats.txt
. . . . . .
. . . . . .
Summary Stats
Utilization: 1.00
Cycles: 48
Energy: 0.00 uJ
Area: 0.00 mm^2
MACCs = 48
pJ/MACC
    MACC
                             = 0.60
    Buffer
                             = 1.54
    Total
                             = 2.14
```



EXAMPLE 1: ARCHITECTURE

2-Level Temporal





EXAMPLE 1: MAPPING

Weight Stationary



MiT 📀

EXAMPLE 1: MAPPING

Output Stationary



I'liT 📀

EXAMPLE 2: PROBLEM

Conv1D + Output Channels



EXAMPLE 2: MAPPINGS

Untiled vs. K-tiled





EXAMPLE 2: O.S. DATAFLOW VARIANTS



29 📀 nvidia

EXAMPLE 3: ARCHITECTURE

3-Level Temporal





EXAMPLE 3B: BYPASSING LEVELS

3-Level Temporal with Level Bypassing



EXAMPLE 3B: BYPASSING

Bypassing

- Avoids energy cost of reading and writing buffers
- May result in additional accesses to outer buffers
- Does not change energy cost of moving data over network wires

For brevity in expressing mappings, Timeloop's model application assumes each data space is stored at each level.

• We will see later that Timeloop's *mapper* makes no such assumption



EXAMPLE 4: SPATIAL INSTANCES

3-Level with multiple PEs



EXAMPLE 4: MAPPING

Spatial levels need loops too



EXAMPLE 4: SPATIAL INSTANCES

Spatial levels need to be mapped.

By convention, a block of spatial_for loops representing a spatial fanout from storage level *Outer* to storage level *Inner* are described as a spatial mapping directive targeted at level *Outer*.

Specifying complete mappings manually is beginning to get tedious. Space of choices and consequences is getting larger. Moving to realistic problem shapes and hardware topologies, we get a combinatorial explosion.

Fortunately, Timeloop's mapper was built exactly for this.



USING TIMELOOP

THE MAPPER

INVOKING THE MAPPER



To understand how the mapper works, let's go back to a simpler hardware architecture.



Arch: 3-Level, Problem: 1D + Output Channels



Recall:

mapping:

- target: MainMemory
 type: temporal
 factors: R=1 P=16 K=4
 permutation: RPK
- target: GlobalBuffer
 type: temporal
 factors: R=3 P=1 K=2
 permutation: RPK
 - target: RegisterFile
 type: temporal
 factors: R=1 P=1 K=4
 permutation: RPK

Mapper constructs a mapping template:

mapping:

- target: MainMemory
 type: temporal
 factors: R=_ P=_ K=_
 permutation: _ _ _
- target: GlobalBuffer
 type: temporal
 factors: R=_ P=_ K=_
 permutation: _ _ _
- target: RegisterFile
 type: temporal
 factors: R=_ P=_ K=_
 permutation: ____

Arch: 3-Level, Problem: 1D + Output Channels



Arch: 3-Level, Problem: 1D + Output Channels



Mapspace: An enumeration of ways to fill in these _ red blanks:

- Factors
- Permutations
- Dataspace Bypass

Mapspaces can be constrained by the user.

- Architecture constraints
- Mapspace constraints

Mapper constructs a mapping template:

mapping:

- target: MainMemory type: temporal factors: R=_ P=_ K=_ permutation: _ _ _
- target: GlobalBuffer
 type: temporal
 factors: R= P=_ K=_
 permutation:
 target: RegisterFile
 type: temporal
 factors: R=_ P=1 K=1
 permutation: R____

Arch: 3-Level, Problem: 1D + Output Channels



Mapspace: An enumeration of ways to fill in these _ red blanks:

- Factors
- Permutations
- Dataspace Bypass

Mapspaces can be **constrained** by the user.

- Architecture constraints
- Mapspace constraints

Mapper runs a search heuristic over the constrained mapspace

Mapper constructs a mapping template:

mapping:

- target: MainMemory type: temporal factors: R=_ P=_ K=_ permutation: _ _ _
- target: GlobalBuffer
 type: temporal
 factors: R=_ P=_ K=_
 permutation: _ _ _
- target: RegisterFile
 type: temporal
 factors: R=_ P=1 K=1
 permutation: R

TUNING THE MAPPER'S SEARCH

Search heuristics (as of this recording)

- Linear
- Random
- Hybrid

Optimization criteria: prioritized list of statistics emitted by the model, e.g.,

- [cycles, energy]
- [last-level-accesses]

Termination conditions

- Mapspace exhausted
- #Valid mappings encountered >= "search-size"
- #Consecutive invalid mappings encountered >= "timeout"
- #Consecutive sub-optimal valid mappings encountered >= "victory-condition"
- Ctrl+C



DEEP DIVE: UNDERSTANDING THE MAPPER

CONSTRAINING A MAPSPACE





CONSTRAINING A MAPSPACE





PRUNING A MAPSPACE





PRUNING A MAPSPACE



Mit 💿

THE MAPPER





MULTI-THREADING





DEEP DIVE: UNDERSTANDING THE MODEL

THE MODEL MODEL MAPPE Mapspace Workload Spec Construction Arch Spec Mapping Energy Mapspace Tile uArch Constraints Perf Analysis Model Area ACCELERGY



THE MODEL: TILE ANALYSIS

Mapping Point sets: at each loop iteration (time step OR instance of a hardware unit) for ... for p=[0:8 for ... delta tile i for ... Tile Analysis: Measure and record deltas over all space Determines and time. tiles, spatial partitioning of tile *i*+1 Naïve but robust approach: tiles, and schedule

Deltas: set-difference between point sets

- Temporal: Indicates stationarity, slidingwindow behavior, etc.
- Spatial: Indicates overlaps/halos between adjacent units, multicasting/forwarding opportunities

simulate execution of entire loop nest.

Regular problems:

- Compute 1st, 2nd, and last iterations of each loop
- Point sets are Axis-Aligned Hyper Rectangles (AAHR)



THE MODEL: UARCH MODEL



ESTIMATING PERFORMANCE AND ENERGY

Performance: Throughput of rate-limiting step across:

- Multipliers
- Buffer read/write ports •
- Networks •

Assumption: Buffers are either double-buffered or use buffets*

Energy: summation of costs for various activities:

- Multiplier accesses
- Buffer accesses

- Network transfers
- Temporal and spatial accumulations
- Address-generator in



What are the per-activity costs?

* Buffets: An Efficient and Composable Storage Idiom for Explicit Decoupled Data Orchestration; Michael Pellauer, Yakun Sophia Shao, Jason Clemons, Neal Crago, Kartik Hegde, Rangarajan Venkatesan, Stephen W. Keckler, Christopher W Fletcher, Joel Emer; ASPLOS 2019 IIIiT

FUTURE WORK

Search Heuristics

Workloads: Complete networks, with inter-layer optimization

Compressed-sparse architectures: modeling fragmentation, load imbalance and metadata overheads



TIMELOOP



Timeloop aims to serve as a vehicle for quality research on flexible DNN accelerator architectures. The infrastructure is released at https://github.com/NVlabs/timeloop under a BSD license.

Please join us in making Timeloop better and more useful for research opportunities across the community.



Resources

- Tutorial Related
 - Tutorial Website: <u>http://accelergy.mit.edu/isca20_tutorial.html</u>
 - Tutorial Docker: <u>https://github.com/Accelergy-Project/timeloop-accelergy-tutorial</u>
 - Various exercises and example designs <u>and</u> environment setup for the tools
- Other
 - Infrastructure Docker: <u>https://github.com/Accelergy-Project/accelergy-timeloop-infrastructure</u>
 - Pure environment setup for the tools without exercises and example designs
 - Open Source Tools
 - Accelergy: <u>http://accelergy.mit.edu/</u>
 - Timeloop: <u>https://github.com/NVlabs/timeloop</u>
 - Papers:
 - A. Parashar, et al. "Timeloop: A systematic approach to DNN accelerator evaluation," ISPASS, 2019.
 - Y. N. Wu, V. Sze, J. S. Emer, "An Architecture-Level Energy and Area Estimator for Processing-In-Memory Accelerator Designs," ISPASS, 2020.
 - Y. N. Wu, J. S. Emer, V. Sze, "Accelergy: An Architecture-Level Energy Estimation Methodology for Accelerator Designs," ICCAD, 2019.

