Timeloop

Accelergy

Angshuman Parashar Yannan Nellie Wu

Po-An Tsai

Vivienne Sze

Joel S. Emer

NVIDIA

MIT

NVIDIA

MIT

NVIDIA, MIT

ISPASS Tutorial

Part 1: Technical Background

August 2020







Resources

Tutorial Website: https://accelergy.mit.edu/tutorial.html

Includes infrastructure download and installation instructions

Open Source Tools

- Accelergy: http://accelergy.mit.edu/
- Timeloop: https://github.com/NVlabs/timeloop

Papers:

- A. Parashar, et al. "Timeloop: A systematic approach to DNN accelerator evaluation," ISPASS, 2019.
- Y. N. Wu, V. Sze, J. S. Emer, "An Architecture-Level Energy and Area Estimator for Processing-In-Memory Accelerator Designs," ISPASS, 2020.
- Y. N. Wu, J. S. Emer, V. Sze, "Accelergy: An Architecture-Level Energy Estimation Methodology for Accelerator Designs," ICCAD, 2019.





DNN ACCELERATORS

Design Considerations

DRAM On-chip Buffer Register File Register



DNN ACCELERATORS

Design Considerations



DATA MOVEMENT

Why it's important

Energy costs	
8-bit Integer Multiply	0.2 pJ
Fetch two 8-bit operands from DRAM	128 pJ
Fetch two 8-bit operands from large SRAM	2 pJ


Fortunately...

VGG16 conv 3_2		
Multiply Add Ops	1.85 Billion	n
Weights	590 K	Re-use
Inputs	803 K	Ne-use
Outputs	803 K	





EXPLOITING REUSE




Flexible architectures may allow millions of alternative mappings of a single workload

J NVIDIA

Шii

MAPPING CHOICES

Energy-efficiency of peak-perf mappings of a single problem



480,000 mappings shown

Spread: 19x in energy efficiency

Only 1 is optimal, 9 others within 1%

A model needs a mapper to evaluate a DNN workload on an architecture

6,582 mappings have min. DRAM accesses but vary 11x in energy efficiency


A mapper needs a good cost model to find an optimal mapping





TIMELOOP / ACCELERGY

Tools for Evaluation and Architectural Design-Space Exploration of DNN Accelerators





WHY TIMELOOP/ACCELERGY?

Microarchitectural model (Timeloop/Accelergy)

- Expressive: generic, template based hardware model
- Fast: faster than native execution on host CPUs
- Accurate: validated vs. design-specific models

Technology model (Accelergy)

- Allows user-defined complex architectural components
- Plugins for various technology models, e.g., Cacti, Aladdin, proprietary databases

Built-in Mapper (Timeloop)


 Addresses the hard problem of optimizing data reuse, which is required for faithful evaluation of a workload on an architecture






VALIDATION: EYERISS

Vs. ISCA 2016 Eyeriss Energy Model






VALIDATION: SIMBA PE (ENERGY)



Within 8% error across all workloads




VALIDATION: SIMBA PE (PERFORMANCE)








CASE STUDY: TECHNOLOGY MODEL



CASE STUDY: MEM HIERARCHY








INVOKING THE MODEL **Problem** for r = [0:R): for s = [0:S): for p = [0:P): for q = [0:Q): for c = [0:C): for k = [0:K): for n = [0:N): MODEL Output[p][q][k][n] += Weight[r][s][k][c] *Input[p+r][q+s][c][n]; **Mapping** Weights Inputs MainMemory for c in [0:16) GlobalBuffer Energy for k2 in [0:2) Tile uArch for r in [0:3) Spatial: GlobalBuffer → RegiserFile Perf Analysis Model spatial for k1s in [0:16) RegisterFile Area for p in [0:16) On-chip std.... Off-chip storage **ACCELERGY** MAC Unit On-chip links → Intra-level **Architecture**

EXAMPLE 0: PROBLEM


Conv1D





EXAMPLE 0: ARCHITECTURE


1-Level Temporal





EXAMPLE 0: MAPPING

1-Level Temporal





EXAMPLE 0

Run Timeloop model:

>> timeloop-model arch.yaml problem.yaml map.yaml

Output:

```
timeloop-model.map.txt

Buffer [ Weights:3 Inputs:18 Outputs:16 ]


| for P in [0:16)
| for R in [0:3)
```

```
timeloop-model.stats.txt
Summary Stats
Utilization: 1.00
Cycles: 48
Energy: 0.00 uJ
Area: 0.00 mm<sup>2</sup>
MACCs = 48
pJ/MACC
    MACC
                             = 0.60
    Buffer
                             = 1.54
    Total
                             = 2.14
```



EXAMPLE 1: ARCHITECTURE

2-Level Temporal





EXAMPLE 1: MAPPING

Weight Stationary





```
for p1 in [0:1)
for r1 in [0:3)
```

Buffer

for r0 in [0:1)
 for p0 in [0:16)
 Output[p] += Weight[r] * Input[p+r];

Expected outputs

Metric	Weights	Inputs	Outputs
Buffer occupancy	1	Р	Р
MainMemory accesses	R	W	Р
Buffer accesses	PR	PR	2PR

Write:

mapping:

- target: MainMemory type: temporal factors: R=3 P=1

permutation: RP # inner to outer


- target: Buffer
 type: temporal
 factors: R=1 P=16

permutation: PR # inner to outer



EXAMPLE 1: MAPPING

Output Stationary





Buffer

for r1 in [0:1) for p1 in [0:16)

for p0 in [0:1)
 for r0 in [0:3)
 Output[p] += Weight[r] * Input[p+r];

Expected outputs

Metric	Weights	Inputs	Outputs
Buffer occupancy	R	R	1
MainMemory accesses	R	W	Р
Buffer accesses	PR	PR	2PR

Write:

mapping:


- target: MainMemory
type: temporal
factors: R=1 P=16
permutation: PR

- target: Buffer type: temporal factors: R=3 P=1 permutation: RP




EXAMPLE 2: PROBLEM

Conv1D + Output Channels




EXAMPLE 2: MAPPINGS

Untiled vs. K-tiled





EXAMPLE 2: O.S. DATAFLOW VARIANTS



Inputs W = P+R-1



Alg. min. MainMemory accesses

Weights	Inputs	Outputs
KR	W	KP

K P	R	
\/\/	$\bigvee_{r=1}^{N} (O_{kp} += W_{kr} I_{p+r-1})$	
VV	$\bigvee_{r=1}^{\infty} (x_p \cdot \dots x_r \cdot p + r - 1)$	
$\kappa - 1 p - 1$	7-1	

$\bigvee_{p=1}^{P} \bigvee_{k=1}^{K} \bigvee_{r=1}^{R} (O_{kp} += W_{kr} I_{p+r-1})$

$\begin{array}{c} V & V \\ p=1 & k=1 \\ \hline K_1 & P & K_0 & R \end{array}$

$$\bigvee_{k_1=1}^{K_1} \bigvee_{p=1}^{F} \bigvee_{k_0=1}^{K_0} \bigvee_{r=1}^{K} (O_{kp} += W_{kr} I_{p+r-1})$$
where $K = K_1 \times K_0$ and $k = k_1 K_0 + k_0$

$$\bigvee_{p_1=1}^{P_1} \bigvee_{k=1}^{K} \bigvee_{p_0=1}^{P_0} \bigvee_{r=1}^{R} (O_{kp} += W_{kr} I_{p+r-1})$$
where $P = P_1 \times P_0$ and $p = p_1 P_0 + p_0$

Buffer occupancy


Weights	Inputs	Outputs
R	R	1
R	R	1
R	W	1
KR	R	1
K _b R	R	1
R	R+P _b -1	1

MainMemory accesses

Weights	Inputs	Outputs
KR	KW	KP 🖟
KPR	W	KP 🗾
KR	W	KP ⊮
KR	W	KP ⊭
KR	(K/K _b)W	KP 🖊
K(P/P _b)R	W	KP 🗼

EXAMPLE 3: ARCHITECTURE


3-Level Temporal





EXAMPLE 3B: BYPASSING LEVELS

3-Level Temporal with Level Bypassing





EXAMPLE 3B: BYPASSING

Bypassing

- Avoids energy cost of reading and writing buffers
- May result in additional accesses to outer buffers
- Does not change energy cost of moving data over network wires


For brevity in expressing mappings, Timeloop's model application assumes each data space is stored at each level.

We will see later that Timeloop's mapper makes no such assumption




EXAMPLE 4: SPATIAL INSTANCES

3-Level with multiple PEs



EXAMPLE 4: MAPPING

Spatial levels need loops too





EXAMPLE 4: SPATIAL INSTANCES

Spatial levels need to be mapped.

By convention, a block of spatial_for loops representing a spatial fanout from storage level *Outer* to storage level *Inner* are described as a spatial mapping directive targeted at level *Outer*.


Specifying complete mappings manually is beginning to get tedious. Space of choices and consequences is getting larger. Moving to realistic problem shapes and hardware topologies, we get a combinatorial explosion.

Fortunately, Timeloop's mapper was built exactly for this.





INVOKING THE MAPPER




To understand how the mapper works, let's go back to a simpler hardware architecture.





Arch: 3-Level, Problem: 1D + Output Channels



Recall:

mapping:

- target: MainMemory
 type: temporal
 factors: R=1 P=16 K=4
 permutation: RPK

 target: GlobalBuffer type: temporal factors: R=3 P=1 K=2 permutation: RPK

- target: RegisterFile
 type: temporal
 factors: R=1 P=1 K=4
 permutation: RPK

Mapper constructs a mapping template:


mapping:

- target: MainMemory
 type: temporal
 factors: R=_ P=_ K=_
 permutation: _ _ _

- target: GlobalBuffer
 type: temporal
 factors: R=_ P=_ K=_
 permutation:

- target: RegisterFile
type: temporal
factors: R=_ P=_ K=_
permutation: _ _ _

Arch: 3-Level, Problem: 1D + Output Channels



Mapspace: An enumeration of ways to fill in these red blanks:

- Factors
- Permutations
- Dataspace Bypass*

* = not shown in example

Mapper constructs a mapping template:


mapping:

- target: MainMemory type: temporal factors: R→ P= K=

factors: R→ P= K=
permutation: _ _ _

- target: GlobalBuffer
 type: temporal
 factors: R=_ P=_ K=_
 permutation:
- target: RegisterFile
 type: temporal
 factors: R=_ P=_ K=_
 permutation: _______

Arch: 3-Level, Problem: 1D + Output Channels



Mapspace: An enumeration of ways to fill in these _ red blanks:

- Factors
- Permutations
- Dataspace Bypass

Mapspaces can be constrained by the user.


- Architecture constraints
- Mapspace constraints

Mapper constructs a mapping template:

mapping:

- target: MainMemory
 type: temporal
 factors: R=_ P=_ K=_
 permutation: _ _ _
- target: GlobalBuffer
 type: temporal
 factors: R=_ P=_ K=_
 permutation:
 - target: RegisterFile
 type: temporal
 factors: R=_ P=1 K=1
 permutation: R ____

Arch: 3-Level, Problem: 1D + Output Channels



Mapspace: An enumeration of ways to fill in these _ red blanks:

- Factors
- Permutations
- Dataspace Bypass

Mapspaces can be constrained by the user.

- Architecture constraints
- Mapspace constraints

Mapper runs a search heuristic over the constrained mapspace

Mapper constructs a mapping template:

mapping:

- target: MainMemory
 type: temporal
 factors: R=_ P=_ K=_
 permutation: _ _ _
- target: GlobalBuffer
 type: temporal
 factors: R=_ P=_ K=_
 permutation: _ _ _
 - target: RegisterFile
 type: temporal
 factors: R=_ P=1 K=1
 permutation: R ___

TUNING THE MAPPER'S SEARCH

Search heuristics (as of this recording)

- I inear
- Random
- Hybrid

Optimization criteria: prioritized list of statistics emitted by the model, e.g.,

- [cycles, energy]
- [last-level-accesses]


Termination conditions

- Mapspace exhausted
- #Valid mappings encountered >= "search-size"
- #Consecutive invalid mappings encountered >= "timeout"
- #Consecutive sub-optimal valid mappings encountered >= "victory-condition"
- Ctrl+C






CONSTRAINING A MAPSPACE






CONSTRAINING A MAPSPACE






PRUNING A MAPSPACE






PRUNING A MAPSPACE






THE MAPPER





MULTI-THREADING






Can also split along other dimensions



THE MODEL






THE MODEL: TILE ANALYSIS

Mapping

for ... for p=[0:8) for ... for ...

Determines tiles, spatial partitioning of tiles, and schedule Point sets: at each loop iteration (time step OR instance of a hardware unit)



Deltas: set-difference between point sets

- Temporal: Indicates stationarity, slidingwindow behavior, etc.
- Spatial: Indicates overlaps/halos between adjacent units, multicasting/forwarding opportunities


<u>Tile Analysis</u>: Measure and record deltas over all space and time.

Naïve but robust approach: simulate execution of entire loop nest.

Regular problems:

- Compute 1st, 2nd, and last iterations of each loop
- Point sets are Axis-Aligned Hyper Rectangles (AAHR)

THE MODEL: UARCH MODEL



ESTIMATING PERFORMANCE AND ENERGY

Performance: Throughput of rate-limiting step across:

- Multipliers
- Buffer read/write ports
- Networks


Assumption: Buffers are either double-buffered or use buffets*

Energy: summation of costs for various activities:

- Multiplier accesses
- Buffer accesses

Milit

- Network transfers
- Temporal and spatial accumulations
- Address-generator in



What are the per-activity costs?

^{*} Buffets: An Efficient and Composable Storage Idiom for Explicit Decoupled Data Orchestration; Michael Pellauer, Yakun Sophia Shao, Jason Clemons, Neal Crago, Kartik Hegde, Rangarajan Venkatesan, Stephen W. Keckler, Christopher W Fletcher, Joel Emer; ASPLOS 2019

FUTURE WORK


Search Heuristics

Workloads: Complete networks, with inter-layer optimization

Compressed-sparse architectures: modeling fragmentation, load imbalance and metadata overheads



TIMELOOP



Timeloop aims to serve as a vehicle for quality research on flexible DNN accelerator architectures. The infrastructure is released at https://github.com/NVlabs/timeloop under a BSD license.

Please join us in making Timeloop better and more useful for research opportunities across the community.



Resources

Tutorial Related

- Tutorial Website: http://accelergy.mit.edu/isca20_tutorial.html
- Tutorial Docker: https://github.com/Accelergy-Project/timeloop-accelergy-tutorial
 - Various exercises and example designs <u>and</u> environment setup for the tools

Other

- Infrastructure Docker: https://github.com/Accelergy-Project/accelergy-timeloop-infrastructure
 - Pure environment setup for the tools <u>without</u> exercises and example designs
- Open Source Tools
 - Accelergy: http://accelergy.mit.edu/
 - Timeloop: https://github.com/NVlabs/timeloop
- Papers:
 - A. Parashar, et al. "Timeloop: A systematic approach to DNN accelerator evaluation," ISPASS, 2019.
 - Y. N. Wu, V. Sze, J. S. Emer, "An Architecture-Level Energy and Area Estimator for Processing-In-Memory Accelerator Designs," ISPASS, 2020.
 - Y. N. Wu, J. S. Emer, V. Sze, "Accelergy: An Architecture-Level Energy Estimation Methodology for Accelerator Designs," ICCAD, 2019.

